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ABSTRACT
Applications often communicate data that is non-contiguous in the
send- or the receive-buffer, e.g., when exchanging a column of a
matrix stored in row-major order. While non-contiguous transfers
are well supported in HPC (e.g., MPI derived datatypes), they can
still be up to 5x slower than contiguous transfers of the same size.
As we enter the era of network acceleration, we need to investi-
gate which tasks to offload to the NIC: In this work we argue that
non-contiguous memory transfers can be transparently network-
accelerated, truly achieving zero-copy communications. We imple-
ment and extend sPIN, a packet streaming processor, within a Portals
4 NIC SST model, and evaluate strategies for NIC-offloaded process-
ing of MPI datatypes, ranging from datatype-specific handlers to
general solutions for any MPI datatype. We demonstrate up to 10x
speedup in the unpack throughput of real applications, demonstrat-
ing that non-contiguous memory transfers are a first-class candidate
for network acceleration.
1 MOTIVATION
The interconnect network is the most critical component of scalable
HPC clusters. After decades of evolution of high-speed networking
technologies, today’s HPC networks are highly specialized. This
evolution from early bus-based Ethernet created high-performance
switches, OS-bypass, partially offloaded RDMA networks tuned to
move data at hundreds of gigabits/s line-rate to the application’s
virtual memory space [1]. While all network-specific packet process-
ing has been moved from the CPU into the Network Interface Card
(NIC) by RDMA, some application-specific processing remains: e.g.,
sending and receiving CPUs may need to change the data layout
or apply simple computations (e.g., filtering) to the communication
data. Such data-centric transformations could be applied while the
data is on the move through the NIC.
Programmable network acceleration is thus the next logical step
to optimize the interaction between the network and the CPU. The
simple observation that some functions could be efficiently executed
on the NIC has led to various kinds of specialized and limited imple-
mentations by Mellanox [2], Cray [3], and Portals 4 [4–6]. However,
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these acceleration systems can hardly be programmed by the ap-
plication developer. Thus, the state of NIC acceleration is similar
to the state of GPU acceleration in the early 2000’s where complex
shader languages had to be misused to accelerate computational
tasks. To enable simple application-level network offload, Hoefler et
al. introduced the streaming Processing in the Network (sPIN) con-
cept that unifies an abstract machine and programming interface for
network accelerators. As such, sPIN is similar to CUDA or OpenCL
for compute accelerators and MPI or UPC for communication.
The sPIN programming model can express arbitrary packet pro-
cessing tasks offloaded to the network card from user-level. Yet, not
all tasks are amenable to offload and programmers must carefully
select which pieces of applications to offload to the NIC. Network
accelerated sPIN NICs are designed for data-movement-intensive
workloads and cannot compete with compute accelerators, such
as GPUs, for compute intensive tasks. The main potential of NIC
acceleration arises when the data is transformed while it moves
through the NIC. Here, we expect more efficient and faster data
processing than on a CPU where data items move through deep
memory hierarchies, most likely without any reuse. Thus, a careful
selection of offloaded tasks is imperative for highest performance.
A class of operations that is amenable to NIC offload is the transfer
of non-contiguous data, an important primitive in many scientific
computing applications. For example, in a distributed graph traver-
sal such as BFS, the algorithm sends data to all vertices that are
neighbors of vertices in the current frontier on remote nodes—here
both the source and the target data elements are scattered at differ-
ent locations in memory depending on the graph structure. More
regular applications, such as stencil computations in regular grids
used in many PDE/ODE solvers communicate strided data at the
boundaries. In applications, such as parallel Fast Fourier Transform,
the network can even be used to transpose the matrix on the fly,
without additional copies. Such non-contiguous data accesses can
account for up to 90% of application communication overheads [7, 8]
and optimizations can lead to speedups of up to 3.8x in practice [9].
Nearly all distributed memory programming and communication
interfaces support the specification of non-contiguous data trans-
fers. Those range from simple input/output vectors (iovecs) in the
standard C library to recursive derived datatypes in the Message
Passing Interface (MPI). With iovecs, programmers can specify a
fixed number of arbitrary offsets in a message. While this is ideal for
implementing communication protocols, theO(m) overhead for mes-
sages of sizem limits its utility. The second most common interface
enables to specify strided (aka. vector) accesses, typically parameter-
ized by three numbers: block size, stride, and count. Strided patterns
are versatile but limited to fixed blocks arranged in a fixed stride.
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The most comprehensive specification in MPI allows nested types,
where a type can be used as a base-type for another constructor.
This specification allows to express arbitrary data accesses with a
single, concise representation [10].
In this work, we explore how to efficiently offload this most
complete and complex specification to practical accelerated network
cards. We study strategies for the implementation and acceleration
of arbitrary derived datatypes. While many approaches exist for
datatype acceleration (cf. [11–13]), it is not possible to transparently
offload arbitrary datatype processing to network cards today and
data is often received into a buffer and then copied (“unpacked”) by
the CPU. We argue that full offload is a prerequisite for true zero
copy communication, leading to significant benefits in performance
and energy consumption. In short, our main contributions are:
• Design and implementation of full non-contiguous memory trans-
fer processing on network accelerator architectures.
• We extend the existing sPIN interface with new scheduling strate-
gies to accelerate datatypes processing.
• We show how sPIN-offloaded DDTs can improve the receiver
consumption bandwidth.
• We prototype a sPIN hardware implementation that can be inte-
grated into a NIC in a modern technology node.
2 BACKGROUND
Network-acceleration of memory transfers is a critical optimiza-
tion to improve application communication phases. Remote Direct
Memory Access (RDMA) plays a major role in this context, allowing
the remote processes to perform read or write operations directly
to/from the address space of the target processes.
Non-contiguous memory transfers move data that has to be
copied to/from the target process memory according to a given
(non-contiguous) data layout, making them more challenging to ac-
celerate. A common solution to implement such transfers is to build
input-output vectors of contiguous memory regions (i.e., memory
offset, size), and offload them to the NIC. However, these vectors
have to be built for each transfer (e.g., different addresses) and are
not space efficient because they always require an overhead linear
in the number of contiguous regions. In this work we show how
next-generation network-acceleration engines, such as sPIN [14],
can efficiently accelerate non-contiguous memory transfers. We
now provide a brief overview of sPIN and discuss the importance of
non-contiguous memory transfers in HPC.
2.1 Streaming Processing in the Network
sPIN is a programming model proposed by Hoefler et al.: it extends
the RDMA and message matching concepts to enable the offloading
of simple computing and data movement tasks to the NIC. Instead of
processing full messages, sPIN lets the users specify simple kernels
to be executed on a per-packet basis. The authors define a Portals
4 [4] extension to support sPIN, which we adopt in this paper.
2.1.1 Portals 4. Portals 4 is a network programming interface
that supports one-sided Remote Direct Memory Access (RDMA)
operations. With Portals 4, a process can expose parts of its memory
over the network by specifying a list entry and appending it to the
Portals 4 priority or overflow lists. The list entries appended to the
overflow list are used as fallback if no list entries are available in
the priority list (e.g., for handling unexpected messages).
Portals 4 exposes a matching and a non-matching semantic. With
the matching semantic, a list entry is said matching list entry (ME)
and it is associated with a set of match bits. Whenever a node wants
to issue a remote operation (e.g., put), it specifies the target node
on which the operation has to be executed and the match bits: the
operation will be executed on the area of memory described by a
matched ME at the target (i.e., a ME with the same match bits). The
operation is discarded if no matching MEs are found neither in the
priority nor in the overflow list. The interface allows the matching
phase and the operation itself to be executed directly on the NIC.
If the non-matching semantic is used, the operation is executed on
the first list entry available on the priority or overflow list.
Completion notifications (e.g., incoming operation executed, ack
received) are signaled as lightweight counting events or full events
posted on an event queue that can be accessed by the application.
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Figure 1: sPIN NIC Model
2.1.2 NIC Model. Fig. 1 shows a high level view of a NIC imple-
menting sPIN. The message packets are delivered to the inbound
engine which is responsible for parsing them and initiates the match-
ing. There are three packet types: header (i.e., first packet of the
message), completion (i.e., last packet), and payload (i.e., all the
packets between the header and completion ones). The matching
unit implements the Portals 4 priority and overflow lists: a message
matches a memory descriptor (i.e., matching list entry or ME) if
their match bits are equal. If the matching unit receives a matching
request for a header packet, then the priority and the overflow list
gets searched according to the Portals 4 matching semantic. After
being matched, an ME can be unlinked from its list but is kept by
the matching unit until the completion packet is received, so to
match the rest of the message packets. We assume that the network
delivers the header and the completion packets as the first and the
last ones of a message, respectively.
2.1.3 Executing Handlers. A ME determines whether a packet
has to be processed by sPIN. The set of handlers to be executed for
the header, payload, and completion packets of a message, together
with a NIC memory area that is shared by the handlers, is defined as
execution context. The host application defines the execution context
and associates it with anME. If the matchedME is associated with an
execution context, then the packet is copied in the NIC memory and
a Handler Execution Request (HER) is sent to the scheduler, which
will schedule the handler execution on a Handler Processing Unit
(HPU). If the matched ME has no execution context associated with
it, the data is copied to the host via the non-processing path. The
packet gets discarded if no matching entries are found.
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Fig. 2 shows the latency of a one-byte put operation (i.e., from
when the data leaves the initiator to when it reaches the host mem-
ory). The data is collected from the simulation environment of Sec. 5.
With sPIN, the latency is increased by ∼ 24%, that is the overhead
for copying the packet to the NIC memory, scheduling the packet
handler, and let it issue a DMA write command. While the latency
depends on the complexity of the handlers, this data shows the
minimum overhead introduced by sPIN.
RDMA
sPIN
Latency (us)
PCIe
NIC
Network
266ns 119ns 745ns 
640ns 266ns 2ns +24.4%
0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 1.1
Figure 2: Latency of a one-byte put operation.
2.1.4 NIC Commands. The host can issue commands by pushing
them to the NIC command queue (e.g., to instruct the outbound
engine to send data). The HPUs can move data between the NIC
and the host memory by issuing DMA write/read requests. The
write requests can be fire and forget operations: the handler is not
required to wait for transfer completion, allowing for a faster release
of the HPU. The HPUs are also interfaced to the NIC command
queue, allowing the handlers to start new communications (e.g., puts)
by issuing NIC commands. The events (e.g., handlers or memory
transfer completion, error states) are pushed to the event queue
associated with the Portals 4 Table Entry to which the ME belongs.
2.2 Non-contiguous Memory Transfers
A key factor in the design of HPC applications is the memory layout
they operate on. The decision of which layout to adopt is driven by
many factors, such as readability of the code, the ability to vectorize,
the ability to exploit locality and hardware prefetching.
As an example, the NAS LU [7, 15] uses a four-dimensional array
as main data structure. This is split along two dimensions (x ,y)
onto a 2D processor grid. The first dimension contains 5 double-
precision floats. Each (x ,y)-plane corresponds to one iteration of
the rhs-solver kernel. In each communication step, neighbouring
faces (i.e., nx × ny × 10 elements) of the four-dimensional array are
exchanged among processors, as sketched in Fig. 3.
5 doubles
One x-y plane 
per iteration
NX/P +2
NZ
Figure 3: NAS LU data layout and communication.
Accelerating Non-Contiguous Memory Transfers (NCMT) is a com-
mon problem of HPC codes (e.g., the NAS LU benchmark exists
since 1993), and (some) support for non-contiguous communica-
tions is present in all major HPC programming languages. When
evaluating non-contiguous memory transfer support, an important
consideration to make is the compactness of the resulting type map:
Every non-contiguous memory transfer can be represented as a
mapping from offsets in the source buffer to offsets in the desti-
nation buffer. The goal of NCMT-support is to exploit regularities
in this mapping. ARMCI [16] for example supports two modes to
transfer data, either using a list of source/destination pointers and
a block size per pointer, or strided transfers (multiple stride levels
are allowed). SHMEM [17] falls into the same category, however,
strides cannot have multiple levels, thus sending a 3D array slice
can require multiple calls. Modern HPC languages such as CAF [18],
UPC [19], Chapel and X10 support array slicing within the language
and allow to assign slices to remote arrays but do not support trans-
fers based on index lists directly (such support might not be needed
if the compiler can aggregate multiple small sends at runtime).
In this paper we chose to focus on MPI [20] Derived Datatypes,
which allow to specify strided, as well as index-list based transfers
and allows arbitrarily deep nesting of type map descriptions. This
decision was made because MPI supports the widest variety of type
constructors, the NCMT support in any other of the mentioned
languages/APIs can be easily mapped to MPI Derived Datatypes.
2.2.1 MPI Derived Datatypes. The simplest MPI Derived
Datatypes (DDTs) directly map to the basic types of the languages
interfaced with MPI, e.g., MPI_INT maps to an int in C. We call
these predefined DDTs elementary types. In MPI, an integer stored
in a variable v can be sent with MPI_Send(&v, 1, MPI_INT,
...). Now, if we need to send N contiguous integers we can ei-
ther change the count argument in the MPI_Send call or construct
a new DDT which describes this contiguous data-layout, using
MPI_Type_contiguous(N, MPI_INT, &newtype), and supply new-
type as the type of the MPI_Send(), setting count to 1.
To send blocks of data with a regular stride, e.g., a column
of an N by N matrix (stored in row-major layout) we can con-
struct an appropriate DDT using MPI_Type_vector(N, 1, N,
MPI_INT, &newtype). The arguments specify the count, block-
length, stride, basetype, newtype. If the data we need to commu-
nicate consists of a mix of types, i.e., an array of structs, we
can use MPI_Type_create_struct(count, blocklens, displs,
types, newtype) to construct an MPI DDT that maps to one
elment of the array, where count refers to the number of el-
ements of the struct, displs gives the displacement for each
struct entry in bytes (relative to the address of the struct itself),
types is an array of MPI DDTs, one entry for each struct mem-
ber. If the data we want to send is irregularly strided, we can
use the MPI_Type_create_indexed_block(count, blocklength,
displs, basetype, newtype) type constructor, which al-
lows to pass a list of displacements and length per block. MPI
supports additional type constructors not discussed here (e.g.,
MPI_Type_create_subarray()). Some DDT constructor calls de-
scribed above support variants to, e.g., specify the displacements in
bytes instead of multiples of basetype.
All MPI DDTs need to be committed before they can be used in
any communication call. An MPI implementation which aims to
optimize the implementation of DDTs can intercept the commit call
to e.g., runtime-compile DDTs or prepare for their network offload.
Data can be locally packed and unpacked outside the commu-
nication functions with the MPI_Pack() and MPI_Unpack() calls,
respectively. However, in doing so we forgo all possible optimiza-
tions MPI could perform, such as zero-copy data transfer, pipelining
packing/sending, etc. The same is true for codes which perform
“manual packing” of data before sending, a practice widespread in
old HPC codes, due to the fact that a compiler can optimize the
packing loops of specialized codes, e.g., utilize vector instructions to
copy blocks, while a simple MPI implementation might only provide
a non-specialized generic DDT interpreter. However, much effort
has been directed into optimizing MPI DDT implementations, and
using them often gives superior performance [21–23].
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3 ACCELERATING NON-CONTIGUOUS
MEMORY TRANSFERS
Fig. 4 sketches three possible implementations of non-contiguous
memory transfers. The sender and receiver side implementations
can be interchanged creating different solutions. The left tile shows
the non-accelerated case: the sender CPU packs the data in a con-
tiguous buffer before sending it and the receiver CPU unpacks it
after receiving it. While this approach is efficient for small message
sizes, the packing and unpacking overheads can limit the transfer
performance of large messages. In the middle tile, the sender avoids
the packing phase by streaming contiguous regions of data as they
are identified. The receiver processes the incoming packets directly
with sPIN: for each packet, a handler identifies one or more contigu-
ous regions where the payload has to be copied to. However, the
sender CPU is still busy finding the contiguous regions. This phase
can be fully overlapped if we put sPIN on the NIC outbound path
(right tile): the put-activated handlers can take care of the sender
datatype processing and the issuing of the data transfers.
Pack Unpack
CPUCPU NIC NIC
Streaming
Puts sPIN
CPUCPU NIC NIC
Opera�on
(long)
sPIN
CPUCPU NIC NIC
sPIN-Out
Opera�on
(short) CPU
only
manages
control-
plane
NIC
executes
transfer
opera-�ons
PtlPro-
cessPut
(control-
plane
opera�on)
!!
Figure 4: Network-accelerated DDT processing strategies.
3.1 Sending Non-Contiguous Data
In this sectionwe outline the different strategies to accelerate datatype
processing at the sender side.
3.1.1 Streaming Puts. The packing phase can be optimized by
sending contiguous regions of data as they are identified, overlap-
ping this communication with the search of the next region. Practi-
cally, this means splitting the send of the packed data in multiple
put operations. However, the data sent by these multiple puts need
to be seen as a single message by the receiver to, i.e., allow sPIN
enforcing schedule dependencies and minimize the resource usage
(e.g., events, match list entries).
We extend the Portals 4 interface introducing streaming puts,
that allow to specify the message data via multiple function calls. A
streaming put is started with a PtlSPutStart call, which is similar
to a PtlPut but takes an additional parameter that is the contiguous
memory descriptor ⟨offset, size⟩ identifying the data to be sent by
this call. The applications can keep sending data as part of the same
put operation by using PtlSPutStream calls, that take as arguments:
the streaming put descriptor, a contiguous memory region descrip-
tor, and an end-of-message flag to specify if this call concludes the
put operation. While Portals 4 already allows the same ME to be
matched by different puts, these are seen as different messages, each
of them triggering the message matching process, being processed
as different messages by sPIN, and generating different events. A
streaming put is transparent to the target since the packets generated
by the different streaming put calls are part of the same message.
3.1.2 Outbound sPIN. Streaming puts improve the sender-side
datatype processing performance but still require the sender CPU to
be involved in the process. Full offloading of the sender-side datatype
processing can be achieved by extending sPIN with the ability to
process also packets that are being sent out. The idea is to have a new
type of put operation (namely PtlProcessPut) that signals the NIC
to create the packets of the message but, instead of injecting them on
the network, forward them to the internal packet processing unit. In
particular, the outbound engine creates a Handler Execution Request
for each packet and sends it to the packet scheduler (as it happens for
the incoming packets). In this case, we do not have the urgency to
buffer the packet data in NIC memory since this is already stored in
the host memory: for a PtlProcessPut, the outbound engine does
not fill the packet with data (i.e., by DMAing it from host memory)
but delegates this task to the packet handler.
In this model, the sender specifies an execution context to asso-
ciate with the PtlProcessPut operation. This put operation leads to
the generation of the packets and, for each one of these, a handler is
executed on the sender NIC. The handler is in charge to identify the
contiguous area of memory that the packet needs to carry (similarly
to receiver-side datatype processing, see Sec. 3.2) and send the data
out using a streaming put.
3.2 Receiving Non-Contiguous Data
We now describe how incoming messages are processed in sPIN
according to a given datatype. We first introduce packet scheduling
policies, an extension to sPIN that enables the user to influence
the handler scheduling on the HPUs for a given message, then we
describe the sPIN execution context to process datatypes on the NIC.
Finally, we discuss two different approaches to datatype processing:
with specialized or general handlers.
3.2.1 Packet Scheduling Policies. The sPIN scheduler enforces
happens-before dependencies on the handlers execution: i.e., for
a given message, the header handler executes before any payload
handler and the completion handler executes after all the payload
handlers. Ready-to-execute handlers are assigned to idle HPUs.
We extend the sPIN execution context to let the user specify
scheduling policies different than the default one and implement a
blocked round-robin packet scheduling policy, namely blocked-RR.
With blocked-RR, sequences of ∆p consecutive packets are sequen-
tially processed: no two HPUs can execute handlers on the packets
of this sequence at the same time. To avoid keeping HPUs busy wait-
ing for the next packet of a sequence, we introduce virtual HPU s
(vHPUs). They now become our scheduling units: a sequence of
packets is assigned to a vHPU, that is scheduled to run on a physical
HPU. The vHPU is in charge to process the handlers of the packets
in the assigned sequence: if there are no packets to execute, the
vHPU yields the HPU and gets rescheduled whenever a new packet
of that sequence arrives. Packets of the same sequence can be pro-
cessed out-of-order by the vHPU. The number of vHPUs and ∆p are
parameters of the scheduling policy.
3.2.2 DDT-Processing Execution Context. To offload datatype
processing we need to create an ME to receive the data and a sPIN
execution context to process it. In particular, we need to (1) install the
header, payload, and completion handlers; (2) allocate and initialize
4
Network-Accelerated Non-Contiguous Memory Transfers SC ’19, November 17–22, 2019, Denver, CO, USA
the NIC memory needed for the datatype processing; and (3) define
the packet scheduling policy associated with this execution context.
We now describe the general structure of the handlers, deferring
their detailed implementation, the NIC memory management, and
the scheduling policy selection to the following sections.
• Header handler. For datatype processing we do not perform any
operation in the header handler, hence this is not installed.
• Payload handler. The payload handler identifies all the contigu-
ous regions in receiver memory that are contained in a packet.
For each one of them, it issues DMA write requests towards
the receiver memory. Blocking and non-blocking DMA write
requests are defined in sPIN. We always use non-blocking calls
(i.e., PltHandlerDMAToHostNB) because our payload handlers do
not need to wait for transfers completion. We extend this call
adding the option NO_EVENT that, when specified, avoids that the
transfer completion generates an event on the host.
• Completion handler. The completion handler issues a final zero-
byte PltHandlerDMAToHostNB without the NO_EVENT option, so
to generate the transfer completion event and signal the host that
all the data has been unpacked.
3.2.3 Specialized Payload Handlers. To process incoming packets
and derive the destination memory offsets, the payload handler
needs to be aware of the datatype describing thememory layout. This
awareness can be achieved with datatype-specific handlers or with
generic ones operating on a datatype description. We now describe
a set of handlers that are specialized for MPI Derived Datatypes
having as base types an elementary type (e.g., MPI_INT, MPI_FLOAT)
or contiguous types of elementary types. It is worth noting that in
some cases more complex (i.e., nested) datatypes can be transformed
to simpler ones via datatype normalization [24], potentially making
them compatible with the specialized handlers.
The MPI vector datatype identifies a non-contiguous memory
region that is composed of a fixed number of blocks. Blocks are
composed of a number of elements of a certain base type and start
stride elements apart from the previous one. To offload this datatype
processing to sPIN, the host allocates a spin_vec_t data structure
in the NIC memory containing the parameters described above. The
pseudocode of the vector-specialized payload handler is shown in
Listing 1. To improve readability, we show a simplified version of the
handler, that does not handle the corner case where the block size
does not divide the packet payload size. The handler first determines
the host address where the first block of the packet has to be written
to, then it proceeds to copy all the blocks contained in the packet
payload at the right offsets (i.e., every stride bytes).
int vector_payload_handler(handler_args_t *args){
uint8_t *pkt_payload = args ->pkt_payload_ptr;
uint8_t *host_base_ptr = args ->ME->host_address;
spin_vec_t *ddt_descr = (spin_vec_t *) args ->mem;
uint32_t block_size = ddt_descr ->block_size;
uint32_t stride = ddt_descr ->stride;
uint32_t host_offset = (args ->pkt_offset / block_size)*stride;
uint8_t *host_address = host_base_addr + host_offset;
for all the blocks in the packet payload {
DMA write (pkt_payload , block_size) to host_address
pkt_payload += block_size; host_address += stride;
}
return PTL_SUCCESS; }
Listing 1: Vector-specialized payload handler pseudocode
Other datatypes. More irregular memory areas can be described
with more complex datatypes. For example, the index-block datatype
models fixed-size blocks of elements displaced at arbitrary offsets.
The index and struct datatypes extend it allowing to model variable
size, or size and base type, memory regions, respectively.
To process these datatypes in sPIN, we need to provide the han-
dlers with additional information (e.g., list of offsets and block sizes).
The host application is in charge to copy this information to the
NIC memory. The datatype influences also the handler complexity:
e.g., to find the correct offset and block size for a given packet (or
portion of a packet) we use a modified binary search on these lists
that have size linear in the number of non-contiguous regions.
3.2.4 General Payload Handlers. Having specialized handlers
always guarantees the best performance, but it is impossible to
provide them for any arbitrary derived datatype. While the users
are free to write handlers for their own datatypes (e.g., similar to
writing custom unpack function), this solution does not apply to
the general case. In this section we discuss a set of approaches
to transparently process any derived datatype in sPIN, without
the need of ad-hoc handlers. Our general handlers are based on
the MPITypes library [25], that enables partial processing of MPI
datatypes outside MPI. We optimize the library for faster offloaded
execution by removing MPI dependencies and exchanging memory
copy instructions with DMA write requests.
index, #blocks: 2, blocklen: 1, 
offsets: 0, 2, basetype=*
vector, #blocks: 2, blocklen: 1, 
stride: 3, basetype=float
Received data
Yet to receive data
Receive bufferSegmentDataloops
50%
Completed
Figure 5: MPITypes dataloops for an index of vectors
datatype; the segment representing the datatype processing
state; and the receive buffer where the data is unpacked.
MPITypes. MPITypes library represents datatypes as sets of de-
scriptors called dataloops. There are five types of dataloops: contig,
vector, blockindexed, indexed, and struct [26]. Dataloops having
elementary types as base type are defined as leaves. The processing
of a datatype is split in two phases: (1) the non-leaf dataloops are
traversed in order to determine the offset of the leaf, (2) the leaf
dataloop is processed to determine the relative offset in the receive
buffer. Leaves are processed with specialized functions, similar to
the specialized handlers of Sec. 3.2.3.
The partial progressing of datatypes is achieved by exporting
the datatype processing state to a structure called segment. The
state is represented by a stack, modeling the recursive processing of
dataloops, and each element of the stack is a dataloop state. Fig. 5
shows an index of vectors datatype expressed with dataloops (left).
The segment state (middle) shows that the index dataloop has already
been progressed by 50%: i.e., one block (which is a vector datatype)
has already been unpacked in the receive buffer (right).
The packed data is modeled as a stream of bytes: the datatype
processing function takes a first and last bytes as input, represent-
ing the portion of stream to be processed (we always process one
packet payload at a time). If the specified first byte is after the last
byte processed in a given segment, a catch-up phase takes place:
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the segment is progressed (without issuing DMA writes) until the
position first is reached. Instead, if the first byte is before the last
processed byte, then the segment is reset to its initial state.
The datatype processing function advances the state of the seg-
ment passed as input. In sPIN, multiple packets of the same message
can be processed at the same time by different HPUs, generating
write conflicts if all of them use the same MPITypes segment. While
a possible solution is to enforce mutual exclusion on the critical sec-
tion inside MPITypes, this adds synchronization overheads that can
serialize the handlers execution.We now discuss three approaches to
datatype processing offloadwithMPITypes that avoidwrite-conflicts
without requiring synchronization.
HPU-local. This strategy replicates the MPITypes segment on each
vHPU, using blocked-RR as packet scheduling policy with ∆p = 1
and the number of vHPUs P equal to the number of physical ones.
While this solution completely removes the write-conflicts problem
(i.e., each vHPUwrites to its own segment), it is characterized by long
catch-up phases during the datatype processing. In fact, assuming
in-order packet arrival, each vHPU gets every other P − 1 packet:
for each packet, it has to progress its state by P − 1 old packets (i.e.,
catch-up phase) before getting to the assigned one. In case of out-of-
order packet delivery, a vHPU may receive a packet that is before
the one processed last in its segment. In this case, the vHPU-local
state is reset, incurring an additional overhead.
RO-CP: Read-Only Checkpoints. The idea of RO-CP is to solve
the write-conflicts problem by avoiding the handlers to write back to
shared memory. This is possible if each handler makes a local copy
of the segment and then start processing on it, without writing the
modified copy back. However, this would require each handler to
always start the processing from the initial segment state. To address
this issue, we introduce checkpoints: a checkpoint is a snapshot of
the MPITypes segment processing state. Fig. 6 shows different check-
points of the same segment: the datatype is processed on the host
and every ∆r bytes (we define ∆r as checkpoint interval) a copy of
the segment is made and used as checkpoint.
0%
0%
0%
50%
50%
0%
50%
50%
Checkpoint #0 Checkpoint #1 Checkpoint #2 Checkpoint #3
Figure 6: Checkpointing the segment state.
Whenever a handler executes on a packet, it selects the closest
checkpoint that can be used to process the packet payload, makes a
local copy of it, and then starts processing. This solution bounds the
handler runtime to O(∆r ), but introduces the overhead of creating
the checkpoints and copying them to the NIC. The checkpoint inter-
val enables a tradeoff between the payload handler runtime and the
NIC memory space needed to store the checkpoints: i.e., the smaller
the checkpoint interval, the faster the handlers but also the more
the checkpoints. For ∆r = k , where k is the packet size, i.e., one
checkpoint per packet: no catch-up phase and local segment copy
are required (the checkpoint is used only once) but
⌈m
k
⌉
checkpoints
are stored in NIC memory.
RW-CP: ProgressingCheckpoints. The performance of theHPU-
local and RO-CP is undermined by the long catch-up phase and the
checkpoint copy. We now discuss a solution that avoids the catch-up
phase without requiring additional checkpoint copies in case of in-
order packet arrival. The idea is to exploit the performance optimal
case of RO-CP (i.e., ∆r = k), assigning sequences of ∆r consecutive
packets to the each vHPU, that can now act as exclusive owners of
a checkpoint. In this way we avoid the catch-up phase and the local
copy even when ∆r > k . This strategy can be implemented by using
the blocked-RR scheduling policy (see Sec. 3.2.1) with ∆p =
⌈
∆r
k
⌉
and a number of vHPU equal to the number of packet sequences:
all the packets using the same checkpoint get assigned to the same
vHPU. In case of out-of-order packet delivery, the checkpoint state
may be ahead of the received packet offset: in this case the changes
to the checkpoint need to be reverted. We keep a master copy of the
checkpoints in NIC memory, so they can be reset to their original
checkpointed state if needed.
Packets
HPU #0
HPU #1
0 1 2 3 4
PH(0) PH(1)
PH(2) PH(3)
5
PH(4) PH(5)
6 7
PH(6) PH(7)
from network
Figure 7: Packets scheduling in RW-CP (∆r = 2 · k).
How do we select the checkpoint interval? While RW-CP opti-
mizes the handler completion time, the employed blocked-RR sched-
uling policy introduces a packet scheduling dependency (i.e., the
packets belonging to the same sequence cannot be processed in
parallel, see Fig. 7), that influences the whole message processing
time. We define message processing time as time from when the first
byte of a message is received to when the last byte of the message is
copied to the receiver buffer. We now model the message processing
time for the RW-CP strategy, and discuss how to limit the scheduling
overhead without overflowing the NIC memory.
Let us define the effective packet arrival time as Tpkt , the to-
tal number of packets composing a message of size m bytes as
npkt =
⌈m
k
⌉
, and P as the number of physical HPUs. We assume
that P < npkt for the sake of simplicity. The general payload han-
dler runtime can be modeled as:
TPH (γ ) = T initPH +T
setup
PH + γ ·TblockPH
where γ is the average number of contiguous memory blocks per
packet,T initPH is the time needed to start the handler and prepare the
arguments to pass to MPITypes (e.g., copy of the segment in RO-CP),
T
setup
PH is the startup overhead of the datatype processing function
(e.g., includes the catch-up phase), TblockPH is the time needed by the
datatype processing function to find the next contiguous block.
The message processing time of RW-CP can be modeled as:
TC = Tpkt +
⌈
∆r
k
⌉
· (P − 1) ·Tpkt +
⌈
npkt
P
⌉
·TPH (γ )
that is the time needed to receive/parse the first packet (Tpkt ), plus
the time to saturate the HPUs (we can schedule a new vHPU every⌈
∆r
k
⌉
received packets), plus the time taken by the last vHPU to
process its share of packets (each vHPU gets
⌈
npkt /P
⌉
packets).
The message processing time gets minimized for ∆r = 1, but this
requires to store a number of checkpoints equal to the number of
packets. We observe that the overhead induced by ∆r gets negligible
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for large message sizes or for large values of γ . Hence, we can define
a strategy to compute a checkpoint interval such that:
• The scheduling dependency overhead is less than a factor ϵ of the
packets processing time:
Tpkt +
⌈
∆r
k
⌉
· (P − 1) ·Tpkt ≤ ϵ ·
⌈
npkt
P
⌉
·TPH (γ )
• The total number of checkpoints fits in the NIC memory:
npkt · k
∆r
·C ≤ MN IC
where C is the checkpoint size (612 B in our configuration).
• The packets buffered during the scheduling policy overhead fit in
the packet buffer (Bpkt is the packet buffer size in bytes):
min
(
TPH (γ ) · k
Tpkt
,∆r
)
≤ Bpkt
3.2.5 General vs. Specialized Payload Handlers. Fig. 8 shows the
message processing throughput for a 4MiB message with a vector
datatype. We vary block size (x-axis) and stride (twice the blocksize).
The benchmark reports the simulation results for an ARM-based (16
Cortex A15 HPUs @800MHz) sPIN implementation (see Sec. 5.1).
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Figure 8: Unpacking throughput of an MPI_Type_vector as
function of the block size.
The specialized handler reaches line rate already for 64 B block size
(i.e., γ = 32). The throughput of RO-CP is limited by the segment
copy, while the catch-up phase of HPU-local shrinks with the block
size. The handlers become slower as the block size decreases (more it-
erations per handlers), making offloaded datatype processing slower
than host-based unpack (i.e., RDMA + CPU unpack) for 4 B blocks.
3.2.6 Integration in MPI. Before starting to process a message
with a given datatype, the host needs to configure the NIC to make
it ready to execute the handlers as the packets arrive. In this sec-
tion we discuss how to implement offloaded datatype processing in
communication libraries, using MPI as driving example.
(1) Define the MPI derived datatype and commit it. During the
commit, the implementation determines the processing strategy to
use (e.g., specialized or general handlers). according to the datatype
being commited At this stage, the DDT data structures to offload to
the NIC are created: e.g., the checkpoints for the RO-CP and RW-CP.
(2) Post the receive operation. During the posting of a receive
using a derived datatype, the host tries to allocate NIC memory to
store the DDT data structures. If the allocation fails due to the lack
of space, the MPI implementation is free to (a) fall back to the non-
offloaded DDT processing; or (b) free previously allocated memory
(e.g., by applying a LRU policy on the offloaded datatypes). Once
the NIC memory has been allocated and the DDT data structures
copied to it, a ME is created and appended to the priority list.
(3) Complete the receive operation. The MPI implementation
gets an event whenever the datatype processing is over (i.e., all the
DMA writes completed) and can conclude the receive.
The user can influence the NIC datatype processing by using
the MPI_Type_set_attr call to specify the type attributes. Possible
indications are: if the type has to be offloaded or not; the priority
with which this type has to be offloaded (e.g., to drive the victim
selection scheme if no NIC memory space is available during (2));
the ϵ parameter discussed in Sec.3.2.4.
Offloaded datatype processing is not possible for unexpected
messages because the receiver-side datatype is not known at that
stage (a matching receive has not been posted yet). They can be
unpacked by falling back to the host CPU-based unpack methods.
4 PROTOTYPING SPIN
In this section, we propose a first design of a hardware implemen-
tation of sPIN, presenting first estimates for the complexity and
power efficiency for a modern 22 nm technology implementation.
Further, we validate the basic performance requirements in terms of
throughput and memory bandwidth by running micro-benchmarks
on a cycle-accurate simulation.
Design Goals and Requirements. The overall design goal is to
fit the sPIN accelerator onto the same silicon die as the NIC, while
ensuring that it is capable of sustaining a line rate of 200Gbit/s.
Hence the accelerator memory bandwidth must be matched, and the
processing power must be aligned with the expected computational
load. On typical DDT benchmarks we measured an average oper-
ational intensity (OI) around 0.04 - 0.08 op/B (w.r.t. the NIC input
bandwidth), which turns into a load of 1-2 Gop/s at 200Gbit/s. The
use cases considered can allocate up to 3MiB of temporary storage
and hence a local memory with more than 6MiB should be employed
to enable efficient operation with double-buffering.
4.1 Hardware Architecture Overview
Since an area and energy-efficient microarchitecture is crucial to
make co-integration of sPIN accelerator and NIC feasible, we lever-
age the parallel ultra low power (PULP) platform for this estima-
tion [27, 28]. PULP is a clustered many-core architecture that em-
ploys fully programmable 32 bit RISC-V cores [29] as main pro-
cessing elements. The PULP architecture is geared towards area
and energy-efficiency, and hence data movement is controlled in
software using DMA transfers between local scratchpad memo-
ries (SPMs) in order to minimize communication-related overheads.
Apart from beingmore efficient than designswith hardware-managed
caches [28], this approach ensures tight control over the compute
and data movement schedule, leading to predictable execution pat-
terns with low variance. Hence, PULP is an ideal architectural tem-
plate for sPIN, and the fact that the project is completely open-source
facilitates the analysis and dissemination of the results.
Fig. 9a shows a high-level overview of the proposed accelerator
architecture, which is based on a PULP multicluster [27] that has
been modified to meet the requirements of this application (the
central elements are highlighted with a blue border). The analyzed
configuration comprises four clusters with eight cores each. To stay
above the memory requirements, the architecture contains 12MiB
of memory distributed over two hierarchy levels with 16·64 KiB L1
SPM banks per cluster and 2·4MiB L2 SPM banks on the top-level.
The L1 SPM is private to each cluster and split into twice as many
banks as cores to keep contention low (typically <10%). Cores can
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Figure 9: a) Proposed hardware architecture of the sPIN accelerator. Single-headed arrows indicate half-duplex, and double-
headed arrows full-duplex bandwidth. b) Area breakdown of the accelerator. c) Bandwidth in function of block size.
read and write to L1 SPM within a single cycle and use it as low-
latency shared memory and for fine-grained synchronization. Each
cluster contains a multi-channel DMA for efficient data movement.
4.2 Throughput Considerations
The discussed configuration runs at up to 1GHz in the target tech-
nology, and hence the raw compute throughput amounts to 32Gop/s,
fulfilling the requirement of 2 Gop/s and providing ample headroom
for cases where more compute power is needed instantaneously
(e.g., bursts of complex datatypes). Further, the memories and sys-
tem interconnects have been sized to be 256 bit wide to sustain a
line rate of 200Gbit/s.
New packets enter the accelerator over a 256 bit wide input port
on the network side, and are first placed in the L2 SPM. The cluster-
private DMAs then transfer the data to the local L1 SPMs. After
processing, the results are directly transferred from the L1 SPMs
to the 256 bit output port on the PCIe side. Since the L2 needs to
sustain a bidirectional bandwidth of 2·256Gbit, it has been split into
two banks with separate ports into the system interconnect. Each
cluster processes, on average, one fourth of the incoming data, and
hence each DMA can transfer 64 bit/cycle in each direction.
4.3 Cycle Accurate Simulations
The cycle-accurate testbed is comprised of synthesizable SystemVer-
ilog models that are simulated with Mentor QuestaSim. The NIC/P-
CIe interfaces are abstracted as a bus-attached memory region and
a FIFO, respectively.
4.3.1 Bandwidth. To measure the effective bandwidth of mem-
ories, interconnect, and DMA engines, we created a benchmark
where cores continuously transfer data blocks from L2 to the local
L1 and then to the host PCIe using DMA bursts. The block size is
varied from 256 B to 128 KiB. As shown in Fig. 9c), a throughput of
192Gbit/s can be reached for blocks of 256 B, and all higher block
sizes are above the line rate.
4.3.2 Microkernels. To study the performance of datatype pro-
cessing on PULP, we benchmark the RW-CP handlers on a 1 MiB
message with a vector datatype, varying the block size. Fig. 10 shows
the throughput achieved by simulating DDT processing on PULP
(cycle-accurate) and compares it with the ones of a ARM-based
simulation (SST+gem5, see Sec. 5.1).
The benchmark creates dummy packets and HERs in the L2 mem-
ory and statically assigns the HERs to the cores. To emulate the
blocked-RR scheduling strategy used by RW-CP, we assign consecu-
tive blocks of 4 packets (2 KiB/packet) to each core. We report the
achieved throughput based on the maximum time needed by a core
to process all the assigned packets. We keep the dataloops (i.e., the
datatype description) in L2 and move the checkpoints into the L1 of
the cluster where the handlers using them are run.
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Figure 10: DDT processing throughput on ARM and PULP.
The PULP-based implementation is slower than the ARM-based
one for small block sizes (i.e., < 256 B): in these cases the handlers run
longer because of the higher number of contiguous blocks per packet,
making more accesses to L2, thus increasing memory contention.
However, we have also to take into account that the gem5-based
simulation may not model memory contention properly, or at least
not as good as the cycle accurate simulation we use for PULP. The
impact of L2 contention is visible also in Fig. 11, that shows the
instructions-per-cycle (IPC) of the RW-CP handlers on PULP: small
block sizes lead to lower IPCs due to the more frequent L2 accesses.
The PULP-based DDT processing achieves line rate for block sizes
larger than 256 bytes. After that, line rate is exceeded because the
experiment is not capped by the network bandwidth (the packets
are preloaded in L2). We reserve a more in-depth evaluation and
optimization (e.g., transparently moving dataloops to L1) of a sPIN
implementation on PULP for future work.
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Figure 11: RW-CP Instructions per Cycle (IPC) on PULP. The
median IPC for each block size is annotated on the top.
4.4 Circuit Complexity and Power Estimations
We synthesized the processor in GlobalFoundries’ 22 nm fully de-
pleted silicon on insulator (FDSOI) technology using Synopsys De-
signCompiler, and were able to close the timing of the system at
1GHz. Including memories, the entire accelerator has a complexity
of approximately 100MGE 1. Fig. 9b) shows the area breakdown of
the entire accelerator (left) and of one processing cluster (right). The
11 gate equivalent (GE) equals 0.199 µm2 , the area of two-input NAND gate in 22 nm.
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four clusters together account for ca. 39% of the total accelerator
area, and the remaining part is mainly dominated by the 8MiB of
L2 SPM (59%). The system interconnect, DWCs, and buffers only
amount to around 2%. Within one cluster, the 1MiB L1 SPM ac-
counts for 84% of the area, the rest is taken by the shared instruction
cache (7%), the eight RISC-V cores (6%), and the DMA engine and
interconnects (3%). Assuming a conservative layout density of 85%,
100MGE equal 23.5mm2 of silicon area.
To put this in perspective, we compare the silicon area of the
proposed sPIN accelerator with the compute subsystem of the Blue-
Field SmartNIC system-on-chip (SoC) from Mellanox [30]. These
devices contain two 100Gbit Ethernet ports, a Gen4 16× PCIe port
and an additional ARM subsystem with up to 16 A72 64 bit cores
with 1MiB shared L2 cache per 2 cores, and 6MiB shared L3 last-
level cache. From [31, 32] it can be inferred that one A72 dual-core
tile occupies around 5.6mm2 in 22 nm technology, and hence a full
16 core configuration amounts to around 51mm2. Hence, with an
overall complexity of 23.5mm2, we observe that the analyzed pa-
rameterization of the proposed accelerator only occupies about 45%
of the area budget allocated for the processing subsystem in this
related commercial device. Note that the presented architecture is
modular and could be re-parameterized based on the technology
node, available silicon area and application needs. E.g., with a similar
area budget as on the BlueField SoC, we could double the amount of
clusters and memory to 64 RISC-V cores and 18MiB.
In terms of power consumption, we estimate (using a back-
annotated gate-level power simulation) that this design requires
around 6W under full load (not including I/O and PHY power),
which is comparable to the typical power consumption that has
been measured for PCIe NIC cards (4.6-21.2W) [33].
4.5 Discussion
The PULP platform well matches the sPIN abstract machine, mak-
ing it a first-class candidate for a sPIN implementation. The main
research directions we plan to explore in this context are: (1) Extend
the sPIN programming model in order to let the user specify which
data should be moved to L1. In fact, as discussed in Sec. 4.3.2, L2
contention can quickly become an issue for performance. (2) Design
a sPIN runtime running on PULP. The runtime is in charge to man-
age the cores/clusters, assingning new HERs to execute to the idle
ones, and serve the commands issued by the handlers (e.g., DMA
read/writes, new network operations). (3) Deeply evaluate further
use cases in order to validate our design choices.
5 EVALUATION
We evaluate the effects of datatypes processing offload using an
extensive set of simulations on a modified version of Cray Slingshot
Simulator. We now describe the simulation setup, then we discuss
the microbenchmarks that are used to study the performance and
NIC resource usage for DDT offloading solutions. Finally, we show
the performance improvements that can be achieved on full HPC
applications. Hardware implementation aspects of sPIN will be dis-
cussed in Sec. 4.
5.1 Simulation Setup
To analyze the effects of integrating sPIN in next-generation net-
works, we extend the Cray Slingshot Simulator, which models a
200 Gib/s NIC (see Fig. 1) in Sandia Structural Simulation Toolkit
(SST) [34], adding packet processing capabilities by implementing
sPIN. We configure the network simulator to send 2KiB of payload
data. We combine the network simulator with gem5 [35], that ac-
curately simulates ARM-based architectures [36], to simulate the
handlers execution. The HPUs are modeled as 64-bit A15 proces-
sors [37]. We associate each NIC with a gem5 system, configured
with 32 Cortex A15 clocked at 800 MHz (unless otherwise speci-
fied). The NIC memory is simulated with the gem5’s SimpleMemory
module, that can support k-cycles latency memory accesses (we use
k = 1 in this paper) with a bandwidth of 50 GiB/s and a number
of channels equal to two times the number of HPUs. The host-NIC
interface is modeled as a x32 PCIe Gen4: the simulation accounts
for PCIe packets overheads and a 128b/130b encoding scheme. The
SST-gem5 integration follows the same approach adopted by Hoefler
et al. to simulate sPIN handlers in LogGOPSim [38].
The host-based unpack function is profiled by running the MPI-
Types unpack function (i.e., MPIT_Type_memcpy) on a Intel i7-4770
CPU @3.4GHz equipped with 32GiB of DRAM. Each measure is
taken until the 99% CI is within the 10% of the reported median. For
RW-CP we set ϵ = 0.2. (see Sec. 3.2.4), so to keep the scheduling
overhead less than 20 % of the message processing time.
5.2 Microbenchmarks
The microbenchmarks presented in this section are based on the
offloading of an MPI vector datatype. We observe similar results for
other MPI derived datatypes but omit them due to space limitations.
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Figure 12: Payload handlers execution breakdown for differ-
ent strategies and block sizes.
Unpack Throughput. Fig. 8 shows the receive throughput for a
4MiB message described with a vector datatype, varying the block
sizes. This value is computed considering the time from when the
ready-to-receive message is sent to the sender (i.e., to avoid that data
message arrives unexpectedly) to when the last byte of data is copied
into its final position in the receiver memory.
For small block sizes, the offloaded approaches lose their effec-
tiveness, becoming more expensive than the host-based unpack for
4 byte blocks. This behavior is explained by Fig. 12, that shows a
breakdown of the handlers runtime for small block sizes. We re-
port the handlers performance as function of γ , i.e., the number of
contiguous regions per packet, varying it from 1 (i.e., block size of
2048B) to 16 (i.e., block size of 128 B).
The HPU-local handler runtime is always dominated by the setup
time (including the MPITypes catch-up phase). RO-CP spends more
time in the init phase, where the checkpoint gets copied, and is
also involved in long catch-up phases (e.g., 87% of the total time for
γ = 16). RW-CP is only a factor of two slower than the specialized
handler, explaining the high throughput reached in Fig. 8.
9
SC ’19, November 17–22, 2019, Denver, CO, USA S. Di Girolamo et al.
l l l l l
50
100
150
200
2 4 8 16 32
HPUs
Th
ro
ug
hp
ut
 (G
bit
/s)
ll llllllllll
0.25
4.00
64.00
1024.00
4 32 128512 2K 8K
Block Size (B)
N
IC
 M
em
or
y 
(K
iB)
l l l l
0.5
16.0
512.0
4 8 16 32
HPUs
N
IC
 M
em
or
y 
(K
iB)
l Specialized RW−CP RO−CP HPU−local
Figure 13: From left to right: Receive throughput scalability;
NIC Memory occupancy as function of the block size; NIC
Memory occupancy as function of the number of HPUs.
Scalability. Fig. 13a shows the receive throughput for different
numbers of HPUs, fixing the block size to 2 KiB (i.e., γ = 1). The
specialized handler reaches line rate already with two HPUs, while
the others are limited by the respective overheads (i.e., scheduling
for RW-CP, catch-up for HPU-local, copy and catch-up for RO-CP).
Fig. 13b shows the NIC memory occupancy for different block
sizes, fixing the number of HPUs to 16. While the HPU-local and
specialized occupancy remains fixed, the checkpointed variants ad-
just the checkpoint interval to keep their scheduling overhead less
than ϵ , as described in Sec. 3.2.4. In particular, the larger the block
size, the faster the message processing time, the smaller will be the
checkpoint interval (leading to higher NIC memory occupancy).
Fig. 13c shows the NIC memory occupancy for different number
of HPUs. The memory resources required by the HPU-local strat-
egy increase with the number of HPUs because the segment data
structure is replicated on each HPU. For RW-CP, by increasing the
number of HPUs we make the DDT processing faster, leading the
checkpoint interval selection heuristic to increase the number of
checkpoints, thus the higher NIC memory occupancy.
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Figure 14: Maximum DMA write requests queue occupancy
over the entire message processing time.
PCIe Traffic. In this microbenchmark we study the PCIe traffic
generated by different handlers. Fig. 14 shows the maximum DMA
queue occupancy that has been reached during the message process-
ing, for different values of γ (x-axis) and different handlers (bars).
Each group of bars is annotated with the total number of DMA
writes that are issued for that specific value of γ . The number of
HPUs is fixed to 16. In all the cases, the PCIe request buffer is kept
under 160 requests, meaning that PCIe was not a bottleneck.
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Figure 15: DMAwrite requests queue over time forγ = 16 and
different datatype processing strategies.
Fig. 15 shows the DMA FIFO queue size over time for handlers
processing a message with γ = 16 (i.e., 128 B block sizes). The HPU-
local and RO-CP strategy have the slowest handlers, which translates
to a small number of DMA requests issued per second, explaining a
low DMA queue occupancy. The RW-CP and specialized strategies
have higher peak occupancy due to their faster handlers. The figure
also shows the time needed by the host to create the checkpoints
and copy them to NIC memory (i.e., host overhead).
5.3 Real Applications DDTs
We analyze a set of datatypes used in real applications and for
different input parameters. The selected applications cover different
domains such as atmospheric sciences, quantum chromodynamics,
molecular dynamics, material science, geophysical science, and fluid
dynamics [8]. The selected applications are:
• COMB [39]: a communication performance benchmarking tool
for common communication patterns on HPC platforms. The tool
represents exchange of data stored in n-dimensional arrays that
are distributed across one or more dimensions.
• FFT2D [9]: performs a Fast Fourier Transform (FFT) for a 2D
distributed matrix by row-column algorithm which composes 2D
transform from two one-dimensional FFT applied to rows and
then to columns. Such algorithm requires transposing the matrix
which can be expressed as a non-contiguous data access.
• LAMMPS [40]: a molecular dynamics simulator for materials
modeling. The application exchanges the physical properties of
moving particles using index datatypes. Depending on simulation
settings, the particles can have different number of properties,
therefore, we create two tests: LAMMPS_full and LAMMPS.
• MILC [41]: a large scale numerical simulation for quantum chro-
modynamics. We use the lattice quantum chromodynamics which
performs halo-exchange of 4D regular grid of points.
• NAS [15]: a fluid dynamics simulation system solving Navier-
Stokes equations. It consists of two micro-applications: NAS_MG
and NAS_LU. NAS_MG communicates the faces of a 3D array,
and NAS_ LU solves a three-dimensional system of equations.
• SPECFEM3D [42]: simulates seismic wave propagation prob-
lems using Finite Element Method. It uses indexed datatypes for
exchanging mesh grid points with neighboring processes and
exhibits two different exchange patters (FEM3D_{oc,cm}), which
differ in the amount of data communicated per index.
• SW4LITE [43]: a performance testing library which solves seis-
mic wave equations in Cartesian coordinates for 3-D seismic mod-
eling. It uses different datatypes for exchanging data with neigh-
boring processes: we distinguish between exchanges along x and
y directions, and define two tests: sw4_x and sw4_y.
• WRF [44]: a numerical weather prediction system. It represents
the space as 3 dimensional Cartesian grid, and performs halo
exchanges of structs of subarray datatypes. We define two tests
depending on the exchange direction: wrf_x and wrf_y.
Figure 16 shows the speedup of the RW-CP and specialized han-
dlers w.r.t. the host-based unpack for different datatypes and mes-
sage sizes employed by the above described applications. The host-
based unpacking receives the full message and then unpacks it with
MPITypes. The benchmark is executed with cold caches to model
the scenario where the message has just been copied from the NIC
to main memory (we assume no direct cache placement of the DMA
writes). We compare the achieved speedups with a Portals 4-based
unpacking solution. This solution uses input/output vectors (iovecs)
and assumes the NIC being able to store a numberv of iovec entries:
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Figure 16: Message processing time speedup for different DDT kernels. For each input, we report γ : average number of blocks
per packet; T: the baseline, that is the message processing time for the host-based unpacking (ms); S: the message size (KiB).
The bars are annotated with the amount of data (KiB) moved to the NIC to support the unpack.
Every received v blocks, the NIC issues a PCIe read (modeled with a
500ns latency [45, 46]) from main memory to get the next v iovecs.
We usev = 32, that is the maximum number of scatter-gather entries
for a Mellanox ConnectX-3 card [2] (no Portals 4 implementation
is publicly available at the time of writing). This model assumes
in-order packet arrival.
For each experiment, we report the average number of blocks per
packet (γ ), the message processing time of the host-based solution
(T), and the message size (S). The bars are annotated with the size
of data moved to the NIC in order to offload DDT processing: RW-
CP needs to copy the MPITypes dataloops describing the datatype
and the checkpoints (see Sec. 3.2.4); the specialized handler always
require the minimum amount of space (e.g., the list of offsets and
block sizes for the index datatype); the Portals 4 solution needs to
move the entire iovec list, which size is linear in the number of
contiguous regions identified by the datatype.
RW-CP and native can reach up to 12x speedup over the host-
based unpacking. The offloaded datatype processing strategies do
not introduce any speedup in the cases where the message size is
small (i.e., the first two COMB experiments send messages fitting in
one packet) or if the number of blocks per packet is large (e.g., SPEC-
OC has γ = 512 blocks per packet). In the first case, the datatype
processing cannot exploit the NIC parallelism and the datatype
processing is only delayed by the handler latency. In the second case,
the message processing time increases because of: (1) the increased
handler runtime, that is linear in the number of contiguous regions
; (2) the inefficient utilization of the PCIe bus (i.e., with γ = 512, the
handlers issue 512 DMA writes of 4 bytes).
Memory Transfers. Host-based message unpacking requires the
NIC to first write the received (packed) message in a memory buffer
so the CPU can unpack it. During the unpack, the CPU needs to
access the entire packed data and all the parts of the receive buffer
where the message has to be copied to. Instead, by offloading the
datatype processing task, the only memory accesses that are needed
are the ones that the NIC does to write the data directly in the receive
buffer. In Fig. 17 we show the total data volume that is moved to
and from the main memory to receive and unpack a message for
RW-CP and host-based unpacking.
RW-CP Host
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Figure 17: Histogram of the data volumes moved to/from
main memory by RW-CP and host-based unpacking for the
experiments of Fig. 16. The vertical lines represent the geo-
metric mean of the moved data volumes for RW-CP (contin-
uous line) and host-based unpacking (dashed line).
We report how many experiments of Fig. 16 (y-axis) needed to
move a specific amount of data (x-axis) for completing the message
unpacking. For RW-CP, the data volume written to main memory
always corresponds to the message size. For the host-based unpack,
the data volume is the message size (moved from the NIC to the
main memory) plus the data transferred between the last-level cache
and the main memory during the unpack (measured as number
of last-level cache misses times the cache line size). The reported
geometric mean shows that RW-CP moves 3.8x less data than the
host-based unpack.
Amortizing Checkpointing Cost. The RW-CP strategy requires
the application to create checkpoints before starting to receive the
data to unpack. But, how long does it take to produce and copy these
checkpoints to the NIC? We answer this question with the data shown
in Fig. 18. Instead of reporting an absolute number, we report for
each application/input combination of Fig. 16 the number of times a
datatype should be used in order to amortize the checkpoint creating
cost. In the 75% of the cases, the speedup introduced by RW-CP pays
off after < 4 reuses of the same datatype. It is worth noting that the
checkpoints are independent from the receive buffer (i.e., they are
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Figure 18: Number of times a datatype needs to be reused to
amortize the checkpoint creation overhead for RW-CP.
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used to compute offsets), hence the checkpoint creation cost is paid
only once per datatype. With iovecs, instead, each iovec entry needs
to have the virtual address where the block starts, hence a iovec list
needs to be created every time the receive buffer changes.
5.4 Application Scalability
To study the effects of offloading datatype processing we bench-
mark the full FFT2D application at large scales. The application
partitions the input matrix by rows and performs two 1D-FFT op-
erations. The second one is applied after the matrix is transposed
with a MPI_Alltoall operation. After the second 1D-FFT finishes,
the matrix is transposed back to the original layout. We use the
same approach of Hoefler et al. [9], that avoids the manual matrix
transposition by encoding this operation as MPI Datatypes.
We simulate the effect of offloading the datatype processing
(hence the matrix transposition) to sPIN at large scales. In partic-
ular, given a communicator size, we simulate the unpack cost of
the receive datatype with the SST and measure the 1D-FFT time for
the different workloads (see Sec. 5.1 for the detailed configuration).
We use these two parameters to build a GOAL [47] trace for FFT2D
at different scales. We then run the trace with LogGOPSim, that is
configured to model next-generation networks [14].
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Figure 19: FFT2D strong scaling: runtime (continuous) and
speedup (%, dashed) of RW-CP over host-based unpacking.
Fig. 19 shows the FFT2D strong scaling for a matrix n · n with
n = 20, 480. At P = 64 the runtime of each node is split in ∼ 60% com-
putation and ∼ 40% communication: offloading datatype processing
accelerates the application up to 26% of the host-based unpack ver-
sion (i.e., MPITypes). Increasing the number of nodes, the unpack
overhead shrinks, reducing the effects of optimizing it.
6 RELATEDWORK
We discussed the various solutions to support non-contiguous mem-
ory transfers in Sec. 2.2. Several works have been focusing on op-
timizing MPI datatypes with different approaches: Traff et al. [48]
show that some complex derived datatypes can be transformed into
simpler ones, improving the packing and unpacking performance
with a more compact representation. Gropp et al. [21] provide a
classification of the MPI derived datatypes based on their memory
access patterns, discussing how they can be efficiently implemented
or automatically optimized [22]. Both approaches are orthogonal to
this work because they propose optimizations that can be applied
before offloading and can be integrated in the offloaded handlers.
Offloading DDT processing to GPU systems has been discussed
by Wang et al. [13]. However, unpacking data on GPUs still requires
the data to be fully received on the GPU memory before the unpack
can start. In this work, we discuss how datatype processing can
be performed as the stream of data arrives, truly implementing
zero-copy non-contiguous memory transfers.
Non-contiguous memory transfers can be accelerated by com-
piling DDTs pack/unpack functions at runtime [11, 49]. However,
the main optimization of this approach it to choose the best data
copying strategy for x86 architectures [50]. The same cannot be
applied to NICs, where the only way to move data to the host is by
issuing DMA writes to it. The performance we expect from runtime-
compilation is the same of the specialized handlers shown in this
work. Our interpretation-based offload approach (i.e., RW-CP) has
lower startup cost, since there is no compilation step necessary, and
shows performances similar to the specialized handlers.
The idea of triggering handlers in response to incoming data has
been explored with Active Messages [51, 52] for message-passing
and with Active Accesses [53] for one-sided operations. While these
solutions can be used to trigger datatype unpacking routines, they
only express handlers as function of the received message (i.e., no
streaming processing) and they are run on the host CPU. In sPIN
the handlers are defined on a per-packet basis and run directly
on the NIC, enabling datatype processing on the fly. Di Girolamo
et al. [6] propose an abstract machine model to express offloaded
communication/computation schedules: DDT processing can be
modeled with such schedules (i.e., triggered puts targeting the local
node to scatter the data). However, also in this case the processing
can only start after the full message has been received and it requires
a number of NIC resources linear in the number of contiguous blocks.
7 CONCLUSIONS
We presented different solutions to accelerate non-contiguous mem-
ory transfers exploiting next-generation network accelerators like
sPIN. We identify what are the challenges of offloading MPI derived
datatypes, the most expressive interface to describe non-contiguous
memory regions, and how sPIN can be extended to efficiently sup-
port on-the-fly datatype processing. To back our simulations studies,
we outline a real hardware implementation of sPIN. We then provide
an extensive evaluation showing how communications can benefit
from network-accelerated datatype processing.
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